Share This

Bo Yuan

Faculty and Staff Profiles

Bo Yuan

Assistant Professor

School/Division
Department
Office
ST 530
Building: 
Steinman Hall
Phone Number: 
(212) 650-5615
Email: 
byuan@ccny.cuny.edu
Personal Website: 
https://sites.google.com/site/boyuaneecs
Heading: 
Education
Description: 

Ph.D., Electrical Engineering, University of Minnesota, Twin Cities, 2015.

M.S., Microelectronics, Nanjing University, China, 2007.

B.S., Physics, Nanjing University, China, 2003. 

Heading: 
Courses Taught
Description: 

Digital Computer Systems

Heading: 
Publications
Description: 
  • B. Yuan and K.K. Parhi, "Low-Latency Successive-Cancellation List Decoders for Polar Codes with Multi-bit Decision," accepted by IEEE Trans. VLSI
  • B. Yuan and K.K. Parhi, “Early Stopping Criteria for Energy-Efficient Low-Latency Belief-Propagation Polar Code Decoders,” IEEE Trans. Signal Processing, vol. 62, no. 24, pp. 6496-6506, Dec. 2014.
  • Y. Wang, B. Yuan, K.K. Parhi and R. Victora, "Two-Dimensional Magnetic Recording using a Rotated Head Array and LDPC Code Decoding," IEEE Trans. on Magnetics, vol. 50, no. 11, Nov. 2014.
  • B. Yuan and K.K. Parhi, “Low-Latency Successive-Cancellation Polar Decoder Architectures using 2-bit Decoding,” IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 61, no. 4, pp. 1241-1254, Apr. 2014.
  • L. Li, B. Yuan, Z. Wang etc, “Unified Architecture for Reed-Solomon Decoder Combined with Burst-Error Correction,” IEEE Trans. VLSI, vol. 20, no. 7, pp. 1346-1350, July 2012.
  • B. Yuan and K.K. Parhi, “Hardware Architecture of Reduced-latency LLR-based SC List Decoder for Polar Codes,” ACM 25th Great Lakes VLSI Symposium (GLSVLSI’2015).
  • B. Yuan and K.K. Parhi, “Succesive Cancellation Decoding of Polar Codes via Stochastic Computation,” IEEE Int. Symp. Circuits Syst. (ISCAS’2015).
  • B. Yuan and K.K. Parhi, “Algorithm and Architecture for Hybrid Decoding of Polar codes,” IEEE 48th Asilomar Confernce on Signal, Systems and Computers, 2014.
  • B. Yuan and K.K. Parh, "Succssive Cancellation List Polar Decoder using Log-likelihood Ratios," IEEE 48th Asilomar Confernce on Signal, Systems and Computers, 2014.
  • B. Yuan and K.K. Parhi, “Architectures for Polar BP decoders using folding,” IEEE Int. Symp. Circuits Syst.(ISCAS'2014), June 2014.
  • B. Yuan and K.K. Parhi, “Architecture Optimizations for BP Polar Decoders,”  IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP’2013), May 2013.
  • C. Zhang, B. Yuan, and K.K. Parhi, “Reduced-Latency SC Polar Decoder Architectures,” IEEE Int. Conf. Communications (ICC’2012), June 2012.
<< Back To Directory